High temperature behavior of GaN HEMT devices on Si(111) and sapphire substrates. by Cuerdo Bragado, Roberto et al.
High temperature behaviour 
of GaN HEMT devices on Si(111) and sapphire substrates 
R. Cuerdo , F. Calle , A. F. Braha , Y. Cordier, M. Azize , N. Baron , S. Chenot, and E. Muhoz 
Institute) de Sistemas Optoelectronicos y Microtecnologia and Dpto. de Ingenieria Electronica, E.T.S.I. Telecomunicacion, 
Universidad Politecnica de Madrid, Ciudad Universitaria, 28040 Madrid, Spain 
Centre de Recherche sur l'Hetero-Epitaxie et ses Applications (CRHEA-CNRS), Rue Bernard Gregory, 06560 Valbonne, France 
Picogiga International, Place Marcel Rebuffat, Pare de Villejust, 91971 Courtaboeuf, France 
1 Introduction AlGaN/GaN high electron mobility 
transistors (HEMTs) have been used in power applications 
at X band and above for the last few years They take 
advantage of some interesting properties of Ill-nitrides, 
such as their high breakdown field and saturation velocity, 
good thermal conductivity, and intense piezoelectric fields, 
to provide high power at microwave frequencies and 
harsh environments. This includes high temperature (HT), 
either due to the environment or generated by the device 
operation. Different technological and design aspects, such 
as the substrate or the device geometry can influence the 
final transistor performance. This work focuses on the DC 
characterization of GaN/AlGaN/GaN HEMT devices, with 
different gate lengths, grown on sapphire and Si(lll) sub-
strates, at ambient temperature (Ta) from room temperature 
(RT) up to 350 °C. 
2 Experimental AlGaN-GaN layers were grown by 
molecular beam epitaxy (MBE) on Si(lll) and c-sapphire 
substrates. The active layers consist of an undoped GaN 
buffer of 1.7 (j.m on Si(ll l) substrates and of 0.5 (j.m on 
sapphire substrates, followed by 1 nm of A1N, an undoped 
21 nm thick Alo.29Gao.71N barrier and a thin 5 nm GaN cap 
study, so their initial performance is recovered after the 
thermal treatment. Nevertheless, different quantitative re-
sults are achieved depending on the substrate and the 
HEMT geometry (particularly, LG). 
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Figure 1 Evolution with temperature of the drain current at VGs 
= 0 V (a) and transconductance at VDS = 4 V (b), in a transistor 
onSi(l l l ) . 
Regarding the substrate, it is well known that Si dissi-
pates heat more easily than sapphire [4] due to its higher 
thermal conductivity (1.57 W/cm-K vs 0.35 W/cm-K ). 
Thus, the self-heating effect in HEMTs on Si at RT is 
smaller than in HEMTs on sapphire, and ID and gm present 
higher values. In this study, transistors on sapphire have 
higher source and drain resistances (Rs and RD) than Si 
ones, which can contribute additionally to their higher self-
heating. Nevertheless, in order to obtain a direct and reli-
able comparison between HEMTs on both substrates (see 
Fig. 2), the effects of R s and RD have been removed from 
VDs- The self-heating effect is reduced as Ta increases and 
becomes negligible above 300 °C, where ID curves can be 
considered flat in the saturation region. In addition, transis-
tors on sapphire have the same or even a slightly higher ID 
performance (since their higher ns and (J.H) than Si ones at 
high temperatures; so, in absence of self-heating, this be-
haviour should be the same for all temperatures. Differ-
ences in the real performance between them, such as the 
14% lower current of the HEMT on sapphire at RT, are 
mainly caused by the heat dissipation of the internal power 
generated. 
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Figure 2 IDSS as a function of the real voltage applied in the in-
trinsic transistor for HEMTs on Si and sapphire (the effect of Rs 
and RD has been removed to obtain a more reliable comparison 
between HEMTs on both substrates). 
Similar results can be clearly observed in Fig. 3 for any 
pair of devices with the same geometry and different sub-
strates. At RT, HEMTs on Si show better DC performance 
than sapphire ones, specially for shorter LG where the ID 
and the self-heating are higher; but as temperature in-
creases, ID values converge. 
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Figure 3 Maximum of IDSS for HEMTs on Si(ll l) and sapphire 
with different geometries. All devices have LDG = LGs = 3.5 um, 
except HEMTs with results shown by squares, for which LDG = 
LGS = 1 um. Reduced distances between gate and ohmic contacts 
means lower Rs and RD and higher electric fields on the gate, so 
their effect is like having a shorter LG. 
The thermal conductivity of the substrate has less im-
portance as devices are heated since the power dissipated is 
lower and the difference between the channel temperature 
and Ta decreases. Thus, for HT applications above 300 °C, 
it seems that the substrate is not relevant in the DC per-
formance of the devices. On the other hand, the relative re-
duction of ID and gm values from RT up to 350 °C is higher 
in HEMTs on Si (around 67%> vs 61%> for LG — 2 um and 
LDG — LGS = 3.5 um), issue that should be taken into ac-
count for the design of applications working at a wide 
temperature range. 
The geometry of the transistors is another important 
factor for their HT performance. As LG increases, the re-
duction of ID and gm is higher, and relative values ap-
proaches the drift mobility behaviour, as shown in Fig. 4 
for devices on S i ( l l l ) and sapphire. For example, the re-
duction of ID from RT to 350 °C for transistors on Si(l 11) 
with LG — 21 um and 41 um reach 80%o and 82%o respec-
tively, close to the 84%o reduction observed in the drift 
electron mobility extracted by TLM measurements. 
HEMTs on sapphire show a similar dependence than Si 
ones, but with a lower reduction (between 5-6%>) in their 
DC parameters, close related with their higher self-heating 
a tRT. 
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Figure 4 IDSS and gm at 350 °C normalized by their values at RT 
as a function of LG. For gm, the VDS chosen corresponds with the 
maximum of IDSS, i.e VDS = 4 V for HEMTs on Si and VDS = 6 V 
for HEMTs on sapphire. 
A tentative explanation for the dependency of DC pa-
rameters with LG lies in the different magnitude of the ef-
fective electric fields in the intrinsic device. Longer LG 
means lower fields under the gate for a constant VDs, so 
devices work at the "low field regime" of drift velocity (vd) 
vs electric field curves , where the temperature depend-
ence of Vd is stronger. On the other hand, fields increase as 
LG becomes shorter and Vd tends to the saturation region 
where it is less affected by the temperature. In fact, the re-
lation Vd(350 °C)/Vd(RT), extracted from Benbakhti et al. 
simulations is close to 0.35 for an electric field of 25 
kV/cm, but for fields 20 times higher is only -0 .95. 
Other way to evaluate the effect of the gate length is 
expressing the thermal evolution of the DC parameters as a 
power law (ID, gm a T~p). For example, HEMTs on S i ( l l l ) 
with LG = 41 um and LDG = LGS =3.5 um, have a IDss,max a 
T~2'3, whereas for LG = 2 um Ioss.max a T~°7 . Following 
this tendency, submicron gates should have even lower 
temperature dependence (T~p, with p between 0.5-0.7), as 
reported by Tan 
4 Conclusion HEMTs on S i ( l l l ) show a higher re-
duction of ID and gm with temperature (~ 61% for LG = 2 
um from RT up to 350°C) than HEMTs on sapphire (~ 
61%o), although they present better performance at RT due 
to heat dissipation. Thus, the effect of the substrate on the 
DC performance diminishes for high temperatures. 
Regarding the geometry, compact devices with short 
LG and LDs distances are advantageous for HT operation: 
they reach high ID and gm values with a weaker thermal 
dependence than larger devices. This behaviour is probably 
related with the thermal evolution of the drift velocity for 
different electric fields, since as temperature increases Vd 
decreases in a higher rate for low fields. On this way, as LG 
is increased, fields under the gate becomes weaker, and 
relative reduction of ID and gm from RT to 350 °C ap-
proaches the drift mobility behaviour (reduction of 84%). 
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